User manual TEXAS INSTRUMENTS TMS320DM368 FEATURES 11-2010

[. . . ] TMS320DM368 www. ti. com SPRS668B ­ APRIL 2010 ­ REVISED NOVEMBER 2010 TMS320DM368 Digital Media System-on-Chip (DMSoC) Check for Samples: TMS320DM368 1 TMS320DM368 Digital Media System-on-Chip (DMSoC) 1. 1 12 Features device · ARM926EJ-STM Core ­ Support for 32-Bit and 16-Bit (Thumb® Mode) Instruction Sets ­ DSP Instruction Extensions and Single Cycle MAC ­ ARM® Jazelle® Technology ­ Embedded ICE-RT Logic for Real-Time Debug · ARM9 Memory Architecture ­ 16K-Byte Instruction Cache ­ 8K-Byte Data Cache ­ 32K-Byte RAM ­ 16K-Byte ROM ­ Little Endian · Two Video Image Co-processors (HDVICP, MJCP) Engines ­ Support a Range of Encode and Decode Operations ­ H. 264, MPEG4, MPEG2, MJPEG, JPEG, WMV9/VC1 · Video Processing Subsystem ­ Front End Provides: · HW Face Detect Engine · Hardware IPIPE for Real-Time Image Processing ­ Resize Engine ­ Resize Images From 1/16x to 8x ­ Separate Horizontal/Vertical Control ­ Two Simultaneous Output Paths · IPIPE Interface (IPIPEIF) · Image Sensor Interface (ISIF) and CMOS Imager Interface · 16-Bit Parallel AFE (Analog Front End) Interface Up to 120 MHz · Glueless Interface to Common Video Decoders · BT. 601/BT. 656/BT. 1120 Digital YCbCr 4:2:2 (8-/16-Bit) Interface · Histogram Module · Highlights ­ High-Performance Digital Media System-on-Chip (DMSoC) ­ 432-MHz ARM926EJ-S Clock Rate ­ Two Video Image Co-processors (HDVICP, MJCP) Engines ­ Supports a Range of Encode, Decode, and Video Quality Operations ­ Video Processing Subsystem · HW Face Detect Engine · Resize Engine from 1/16x to 8x · 16-Bit Parallel AFE (Analog Front-End) Interface Up to 120 MHz · 4:2:2 (8-/16-bit) Interface · 8-/16-bit YCC and Up to 24-Bit RGB888 Digital Output · 3 DACs for HD Analog Video Output · Hardware On-Screen Display (OSD) ­ Capable of 1080p 30fps H. 264 video processing ­ Peripherals include EMAC, USB 2. 0 OTG, DDR2/NAND, 5 SPIs, 2 UARTs, 2 MMC/SD/SDIO, Key Scan ­ 8 Different Boot Modes and Configurable Power-Saving Modes ­ Pin-to-pin and software compatible with DM365 ­ Extended temperature (-40ºC ­ 85ºC) available ­ 3. 3-V and 1. 8-V I/O, 1. 35-V Core ­ 338-Pin Ball Grid Array at 65nm Process Technology · High-Performance Digital Media System-on-Chip (DMSoC) ­ 432-MHz ARM926EJ-S Clock Rate ­ 4:2:2 (8-/16-Bit) Interface ­ Capable of 1080p 30fps H. 264 video processing ­ Pin compatible with DM365 processors ­ Fully Software-Compatible With ARM9TM ­ Extended temperature available for 432-Mhz 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. Copyright © 2010, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. TMS320DM368 SPRS668B ­ APRIL 2010 ­ REVISED NOVEMBER 2010 www. ti. com · · · · · · · · · · · · Lens distortion correction module (LDC) ­ Back End Provides: · Hardware On-Screen Display (OSD) · Composite NTSC/PAL video encoder output · 8-/16-bit YCC and Up to 24-Bit RGB888 Digital Output · 3 DACs for HD Analog Video Output · LCD Controller · BT. 601/BT. 656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface Analog-to-Digital Convertor (ADC) Power Management and Real Time Clock Subsystem (PRTCSS) ­ Real Time Clock 16-Bit Host-Port Interface (HPI) 10/100 Mb/s Ethernet Media Access Controller (EMAC) - Digital Media ­ IEEE 802. 3 Compliant ­ Supports Media Independent Interface (MII) ­ Management Data I/O (MDIO) Module Key Scan Voice Codec External Memory Interfaces (EMIFs) ­ DDR2 and mDDR SDRAM 16-bit wide EMIF With 256 MByte Address Space (1. 8-V I/O) ­ Asynchronous16-/8-bit Wide EMIF (AEMIF) · Flash Memory Interfaces ­ NAND (8-/16-bit Wide Data) ­ 16 MB NOR Flash, SRAM ­ OneNAND(16-bit Wide Data) Flash Card Interfaces ­ Two Multimedia Card (MMC) / Secure Digital (SD/SDIO) ­ SmartMedia/xD Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels) USB Port with Integrated 2. 0 High-Speed PHY that Supports ­ USB 2. 0 High-Speed Device ­ USB 2. 0 High-Speed Host (mini-host, supporting one external device) ­ USB On The Go (HS-USB OTG) Four 64-Bit General-Purpose Timers (each configurable as two 32-bit timers) · One 64-Bit Watch Dog Timer · Two UARTs (One fast UART with RTS and CTS Flow Control) · Five Serial Port Interfaces (SPI) each with two Chip-Selects · One Master/Slave Inter-Integrated Circuit (I2C) BusTM · One Multi-Channel Buffered Serial Port (McBSP) ­ I2S ­ AC97 Audio Codec Interface ­ S/PDIF via Software ­ Standard Voice Codec Interface (AIC12) ­ SPI Protocol (Master Mode Only) ­ Direct Interface to T1/E1 Framers ­ Time Division Multiplexed Mode (TDM) ­ 128 Channel Mode · Four Pulse Width Modulator (PWM) Outputs · Four RTO (Real Time Out) Outputs · Up to 104 General-Purpose I/O (GPIO) Pins (Multiplexed with Other Device Functions) · Boot Modes ­ On-Chip ARM ROM Bootloader (RBL) to Boot From NAND Flash, MMC/SD, UART, USB, SPI, EMAC, or HPI ­ AEMIF (NOR and OneNAND) · Configurable Power-Saving Modes · Crystal or External Clock Input (typically 19. 2 Mhz, 24 MHz, 27 Mhz or 36 MHz) · Flexible PLL Clock Generators · Debug Interface Support ­ IEEE-1149. 1 (JTAGTM) Boundary-Scan-Compatible ­ ETB (Embedded Trace Buffer) with 4K-Bytes Trace Buffer memory ­ Device Revision ID Readable by ARM · 338-Pin Ball Grid Array (BGA) Package (ZCE Suffix), 0. 65-mm Ball Pitch · 65nm Process Technology · 3. 3-V and 1. 8-V I/O, 1. 35-V Internal · Community Resources ­ TI E2E Community ­ TI Embedded Processors Wiki 2 TMS320DM368 Digital Media System-on-Chip (DMSoC) Submit Documentation Feedback Product Folder Link(s): TMS320DM368 Copyright © 2010, Texas Instruments Incorporated TMS320DM368 www. ti. com SPRS668B ­ APRIL 2010 ­ REVISED NOVEMBER 2010 1. 2 Description Developers can now deliver crystal clear multi-format video at up to 1080p H. 264 at 30fps (encode and closed-looped decode) in their digital video designs without concerns of video format support, constrained network bandwidth, limited system storage capacity or cost with the new TMS320DM368 DaVinciTM video processors from Texas Instruments Incorporated (TI). [. . . ] 1 2 3 4 5 (1) (2) (3) tc(MXI1) tw(MXI1H) tw(MXI1L) tt(MXI1) tJ(MXI1) Cycle time, MXI1/CLKIN1 Pulse duration, MXI1/CLKIN1 high Pulse duration, MXI1/CLKIN1 low Transition time, MXI1/CLKIN1 Period jitter, MXI1/CLKIN1 27. 7 0. 45C 0. 45C The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. tc(MXI1) = 52. 083 ns, tc(MXI1) = 41. 6 ns, tc(MXI1) = 37. 037 ns, and tc(MXI1) = 27. 7 ns are the only supported cycle times for MXI1/CLKIN1. 5 2 1 4 MXI1/CLKIN 3 4 Figure 6-6. MXI1/CLKIN1 Timing 82 Peripheral Information and Electrical Specifications Submit Documentation Feedback Product Folder Link(s): TMS320DM368 Copyright © 2010, Texas Instruments Incorporated TMS320DM368 www. ti. com SPRS668B ­ APRIL 2010 ­ REVISED NOVEMBER 2010 Table 6-5. Switching Characteristics Over Recommended Operating Conditions for CLKOUT0/CLKOUT1 (1) (2) (see Figure 6-7) NO. 1 2 3 4 5 6 (1) (2) tC(CLKOUT0/CLKOUT1) tw(CLKOUT0H/CLKOUT1H) tw(CLKOUT0L/CLKOUT1L) tt(CLKOUT0/CLKOUT1) td(MXI1H-CLKOUT0H/CLKOUT1H) td(MXI1L-CLKOUT0L/CLKOUT1L) PARAMETER Cycle time, CLKOUT0/CLKOUT1 Pulse duration, CLKOUT0/CLKOUT1 high Pulse duration, CLKOUT0/CLKOUT1 low Transition time, CLKOUT0/CLKOUT1 Delay time, MXI1/CLKIN1 high to CLKOUT0/CLKOUT1 high Delay time, MXI1/CLKIN1I low to CLKOUT0/CLKOUT1 low 1 1 DEVICE MIN 27. 7 . 45P . 45P . 55P . 55P 3 8 8 TYP MAX UNIT ns ns ns ns ns ns The reference points for the rise and fall transitions are measured at VOL MAX and VOHMIN. For example, when CLKOUT1 frequency is 24 MHz use P = 41. 6 ns. 5 MXI1/CLKIN 6 2 1 CLKOUT0/1 3 4 4 Figure 6-7. Switching Characteristics Over Recommended Operating Conditions for CLKOUT2 (1) Figure 6-8) NO. 1 2 3 4 5 6 (1) (2) tC(CLKOUT2) tw(CLKOUT2H) tw(CLKOUT2L) tt(CLKOUT2) td(MXI1HCLKOUT2H) (2) (see UNIT ns PARAMETER Cycle time, CLKOUT2 Pulse duration, CLKOUT2 high Pulse duration, CLKOUT2 low Transition time, CLKOUT2 Delay time, MXI1/CLKIN1 high to CLKOUT2 high Delay time, MXI1/CLKIN1 low to CLKOUT2 low DEVICE MIN 20 . 45P . 45P . 55P . 55P 3 1 1 8 8 TYP MAX ns ns ns ns ns td(MXI1LCLKOUT2L) The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. For example, when CLKOUT2 frequency is 8 MHz use P = 125 ns. MXI1/CLKIN 5 6 2 1 CLKOUT2 3 4 4 Figure 6-8. CLKOUT2 Timing Copyright © 2010, Texas Instruments Incorporated Peripheral Information and Electrical Specifications Submit Documentation Feedback Product Folder Link(s): TMS320DM368 83 TMS320DM368 SPRS668B ­ APRIL 2010 ­ REVISED NOVEMBER 2010 www. ti. com 6. 6. 3 PRTCSS Oscillator The device has an PRTCSS oscillator input/output pair (RTCXI/RTCXO) usable with external crystals or ceramic resonators to provide clock inputs. The electrical requirements and characteristics are described in this section. Figure 6-9 shows an example circuit. RTCXI RTCXO VSS_32k Crystal 32. 768 kHz C1 C2 Figure 6-9. RTCXI1 Oscillator The load capacitors, C1 and C2, should be chosen such that the equation is satisfied (typical values are C1 = C2 = 2 fF). CL in the equation below is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator pins (RTCXI and RTCXO) and to the VSS_32K pin. CL C 1C2 (C1 C2) (1) 6. 6. 4 PRTCSS Electrical Data/Timing Table 6-7. Timing Requirements for RTCXI (1) (2) (see Figure 6-6) DEVICE MIN TYP 30. 5175 . 45C . 45C . 55C . 55C MAX µs ns ns UNIT NO. 1 2 3 (1) (2) tc(RTCXI) tw(RTCXIH) tw(RTCXIL) Cycle time, RTCXI Pulse duration, RTCXI high Pulse duration, RTCXI low The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. For example, when MXI1/CLKIN1 frequency is 24 MHz use C = 41. 6 ns. 1 2 RTCXI 3 Figure 6-10. RTCXI Timing 84 Peripheral Information and Electrical Specifications Submit Documentation Feedback Product Folder Link(s): TMS320DM368 Copyright © 2010, Texas Instruments Incorporated TMS320DM368 www. ti. com SPRS668B ­ APRIL 2010 ­ REVISED NOVEMBER 2010 Table 6-8. Switching Characteristics Over Recommended Operating Conditions for RTC Oscillator PARAMETER Start-up time (from power up until oscillating at stable frequency) Oscillation frequency Crystal ESR Frequency stability MIN TYP 0. 85 32. 768 70 +/- 50 MAX 2 UNIT s kHz k ppm The load capacitors, C1 and C2, should be chosen such that the equation is satisfied (typical values are C1 = C2 = 2 fF). All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator pins (RTCXI and RTCXO) and to the VSS_MX1 pin. 6. 7 Power Management and Real Time Clock Subsystem (PRTCSS) The Power Management and Real Time Clock Subsystem (PRTCSS) is used for calendar applications. The PRTCSS has an independent power supply and can remain ON while the rest of the power supply is turned OFF. [. . . ] In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. [. . . ]