User manual MAXTOR D540X-4K 11-1-2001

DON'T FORGET : ALWAYS READ THE USER GUIDE BEFORE BUYING !!!

If this document matches the user guide, instructions manual or user manual, feature sets, schematics you are looking for, download it now. Diplodocs provides you a fast and easy access to the user manual MAXTOR D540X-4K. We hope that this MAXTOR D540X-4K user guide will be useful to you.


MAXTOR D540X-4K 11-1-2001: Download the complete user guide (2408 Ko)

Manual abstract: user guide MAXTOR D540X-4K11-1-2001

Detailed instructions for use are in the User's Guide.

[. . . ] TG D OG XQ0 NCWPC/ VEWFQT2 6# $) - :& TQVZC/ © November 1, 2001 Maxtor Corporation. Printed in U. S. A. This publication could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein ­ which will be incorporated in revised editions of the publication. Maxtor may make changes or improvements in the product(s) described in this publication at any time and without notice. UL/CSA/VDE/TUV UL standard 1954 recognition granted under File No. [. . . ] To initiate a disk operation, the µProcessor loads a command into the ASIC registers. The Formatter also directly drives the read and write gates (RG, WG) and Command Mode Interface of the Read/Write ASIC and the R/W Preamplifier, as well as passing write data to the Precompensator circuit in the Read/Write ASIC. Basic Principles of Operation TGNNQTVPQ% GECHTGVP+ #6# GECHTGVP+ GVKT9FCG4 %+5# GVKT9FCG4 TGNNQTVPQ% TGHHW$ TGNNQTVPQ% TQVQ/ TQUUGEQT2 QXTG5 · FIR Filter The Buffer Controller supports a 1. 75 MB buffer. The 16-bit width implementation provides a 60 MB/s maximum buffer bandwidth. This increased bandwidth allows the µProcessor to have direct access to the buffer, eliminating the need for a separate µProcessor RAM IC. The Buffer Controller supports both drive and host address rollover and reloading, to allow for buffer segmentation. Drive and host addresses may be separately loaded for automated read/write functions. The Buffer Controller operates under the direction of the µProcessor. The Servo Processor in the Read Write Channel ASIC provides servo data recovery and burst demodulation to extract the actuator position information. This information is processed in the controller ASIC/microprocessor, and a control signal is output to the VCM in the Power ASIC. This controls the current in the actuator coil which controls the position of the actuator. The Read/Write interface allows the integrated µprocessor, disk controller to communicate with the Read/Write chip. The ATA Interface Controller portion of the ASIC provides data handling, bus control, and transfer management services for the ATA interface. Configuration and control of the interface is accomplished by the µController across the MAD bus. Data transfer operations are controlled by the Buffer Controller module. The Motor Controller controls the spindle and voice coil motor (VCM) mechanism on the drive. The Read/Write ASIC integrates an Advanced Partial Response Maximum Likelihood (PRML) processor, a selectable code rate Encoder-Decoder (ENDEC), and a Servo Processor with data rates up to 270 MHz (259 Mb/s). The controller and data interface through an 8-bit wide data interface. The Read/Write ASIC is a low power 3. 3 Volts, single supply, with selective power down capabilities. The Read/Write ASIC comprises 12 main functional modules (described below): · Pre-Compensator · Variable Gain Amplifier (VGA) · Butterworth Filter Maxtor D540X-4K 20. 4/40. 0/60. 0/80. 0 GB AT 5-7 Basic Principles of Operation · Flash A/D Converter · Viterbi Detector · ENDEC · Servo Processor · Clock Synthesizer · PLL · Serial Interface · TA Detection and Correction 5-8 Maxtor D540X-4K 20. 4/40. 0/60. 0/80. 0 GB AT TGVNK( GUPQRUG4 GUNWRO+ GVKPK( 4+( #)8 TGKHKNRO# PKC) GNDCKTC8 TGVTGXPQ% &# JUCN( TG\KUGJVP[5 MEQN% TGVNK( JVTQYTGVVW$ TQVCUPGROQ% GT2 TQUUGEQT2 QXTG5 TQVEGVG& KDTGVK8 %'&0' . . 2 The pre-compensator introduces pre-compensation to the write data received from the sequencer module in the DCIIA. The pre-compensated data is then passed to the R/W Pre-Amplifier and written to the disk. Pre-compensation reduces the write interference from adjacent write bit. Digital and analog controlled AGC function with input attenuator for extended range. Continuous time data filter which can be programmed for each zone rate. Digitally controlled and programmable filter for partial response signal conditioning. Provides very high speed digitization of the processed read signal. Decodes ADC result into binary bit stream. Provides 16/17 or 24/25 code conversion to NRZ. Includes preamble and sync mark generation and detection. Servo processor with servo data recovery and burst demodulation. Provides programmable frequencies for each zone data rate. Provides digital read clock recovery. Basic Principles of Operation TGXKT& GVKT9 FPC TGKHKNRO#GT2 PQKVEGTTQ% FPC PQKVEGVG& #6 5'476#'( '4#9/4+( IPKJEC% GXKVRCF# GECHTGVP+ NCKTG5 IPKJEC% MUK& GJEC% FCG4 High speed interface for digital control of all internal blocks. Detects thermal asperities' defective sectors and enables thermal asperity recoveries. The PreAmplifier and Write Driver provides write driver and read pre-amplifier functions, and R/W head selection. The write driver receives precompensated write data from the PreCompensator module in the Read/Write ASIC. The write driver then sends this data to the heads in the form of a corresponding alternating current. The read pre-amplifier amplifies the low-amplitude voltages generated by the R/W heads, and transmits them to the VGA module in the Read/Write ASIC. The preamp also contains internal compensation for thermal asperity induced amplitude variation. This section describes the following firmware features: · Disk caching · Head and cylinder skewing · Error detection and correction · Defect management The Maxtor D540X-4K AT hard disk drives incorporate DisCache, a 380 K (minimum) disk cache, to enhance drive performance. This integrated feature is userprogrammable and can significantly improve system throughput. Read and write caching can be enabled or disabled by using the Set Configuration command. The cache buffer for the Maxtor D540X-4K drives features adaptive segmentation for more efficient use of the buffer's RAM. [. . . ] Hard disks most often have sectors that are 512 data bytes long plus several bytes overhead for error correcting codes. Each sector is preceded by ID data known as a Maxtor D540X-4K 20. 0/40. 0/60. 0/80. 0 GB AT G-7 Glossary platter is made of beneath the magnetic coating. Hard disks are generally made of aluminum or magnesium alloy (or glass, for optical disks) while the substrate of floppies is usually mylar. SURFACE ­ The top or bottom side of the platter which is coated with the magnetic material for recording data. [. . . ]

DISCLAIMER TO DOWNLOAD THE USER GUIDE MAXTOR D540X-4K




Click on "Download the user Manual" at the end of this Contract if you accept its terms, the downloading of the manual MAXTOR D540X-4K will begin.

 

Copyright © 2015 - manualRetreiver - All Rights Reserved.
Designated trademarks and brands are the property of their respective owners.