User manual AOPEN AP53-AMI
DON'T FORGET : ALWAYS READ THE USER GUIDE BEFORE BUYING !!!
If this document matches the user guide, instructions manual or user manual, feature sets, schematics you are looking for, download it now. Diplodocs provides you a fast and easy access to the user manual AOPEN AP53-AMI. We hope that this AOPEN AP53-AMI user guide will be useful to you.
Manual abstract: user guide AOPEN AP53-AMI
Detailed instructions for use are in the User's Guide.
[. . . ] Chapter 3
AMI BIOS Utility
This chapter tells how to configure the system by setting the BIOS parameters.
3. 1
Entering the AMI BIOS Setup
To enter the AMI BIOS Setup, press c. The AMI BIOS Setup Main Menu appears as shown below.
The AMI BIOS is in Windows form. To select among the Setup menu groups, use v to highlight the selected group or simply click on the icon of the selected Setup menu.
3-1
AMI BIOS Utility
To select among the options, you can either use the arrow keys to move the highlight bar or simply click on the icon of the desired option. After making your selection, press e or double-click on the icon to open the selected menu option. [. . . ] You need to know the specific addresses that ROMs use to shadow the expansion cards before you set any of these parameters. If you do not know this information, enable all the ROM shadow settings. This ensures shadowing of any present ROMs and reduces the available memory . Select Cached if the data in the chosen addresses are already copied into RAM. The default setting is
Disabled.
The F000 and E000 addresses are exclusively shadowed for BIOS.
3-11
AMI BIOS Utility
3. 2. 3 Chipset Features Setup
The Chipset Features Setup controls the board chipset settings. The Chipset Features Setup screen appears as follows.
To scroll down the rest of the parameters, press }. Use w or y to highlight the desired parameter.
3-12
AMI BIOS Utility
Memory Hole This option lets you assign the system memory area to avoid memory conflicts. 8-bit I/O Recovery Time (Sysclk) This parameter allows you to set the response time of the 8-bit I/O devices connected to your system. The settings range from 1-7 SYSCLK and
Disabled.
16-bit I/O Recovery Time (Sysclk) This parameter allows you to set the response time of the 16-bit I/O devices connected to your system. The settings range from 1-4 SYSCLK and
Disabled.
DRAM Timing The selections for this parameter are 60 ns, 70 ns, and Manual. If you select either 60 ns or 70 ns, the DRAM Timing subparameters become nonconfigurable since BIOS automatically sets the values. Select Manual if you want to specify your own parameter settings.
DRAM REFRESH RATE
This option lets you specify the DRAM refresh rate. The selections are 50 MHz, 60 MHz, 66 MHz, and Reserved.
ISA CLOCK DIVISOR
This option specifies the system bus clock divisor. The selections are PCICLK/4 and PCICLK/3.
TURBO READ LEAD OFF
When enabled, the BIOS skips the first input register in the DRAM when reading data and therefore, speeds up the data read timings. Disable the option to bypass the feature.
DRAM READ BURST TIMING
This parameter adjusts the read wait state between L2 and DRAM cache. Everytime the CPU reads L2 cache miss, it reads four continuous memory
3-13
AMI BIOS Utility
cycles on four continues addresses from the DRAM cache. The default is X-4-4-4.
DRAM WRITE BURST TIMING
This parameter adjusts the write wait state between L2 and DRAM cache. The L2 cache is processed through write-back method and each cache write process consists of four continuous cache write cycles. The default is X-3-3-3.
FAST RAS TO CAS DELAY (CLOCKS)
This option specifies the wait state between the row address strobe (RAS) and column address strobe (CAS) signals. The default is
3.
DRAM LEAD-OFF TIMING (DLT)
This option specifies the lead-off time before data can be accessed. The default is
7/6/4/5.
SPECULATIVE LEAD OFF
Enable the parameter to speed up the data read action by presenting the DRAM controller read request before the controller chip decodes the data to the final memory target (i. e. , cache, DRAM or PCI).
TURN AROUND INSERTION
Enabling this option allows the CPU to insert one turn-around clock cycle to the MD signals after asserting the MWE signal before enabling the MD buffers. Set this to Disabled to select the back-to-back DRAM cycles for asserting MWE signal.
3-14
AMI BIOS Utility
Peer Concurrency Enable the parameter to allow the CPU to run secondary DRAM PCI master cycles to target PCI peer devices. [. . . ] Type in a six-character password using letters, numbers, or a combination of both. When you type the characters, they appear as asterisks on the password screen boxes. 3.
Retype the password when a password confirmation box appears asking you to retype the password. You may also use the mouse and the characters on the screen to set up a password. [. . . ]
DISCLAIMER TO DOWNLOAD THE USER GUIDE AOPEN AP53-AMI
Click on "Download the user Manual" at the end of this Contract if you accept its terms, the downloading of the manual AOPEN AP53-AMI will begin.